Abstract-A 160-GHz frequency-translation PLL with tuning range from 156.4 GHz to 159.2 GHz is presented. Sub-THz 1/9 prescaler is replaced by a 3rd harmonic mixer incorporating a frequency tripler for frequency down conversion. A transformer-based VCO is utilized to alleviate capacitive and resistive load associated with varactor and succeeding buffer stages. Frequency acquisition is assisted by received signal strength indicator (RSSI) for automatic frequency sweeping and fast locking. Fabricated in 65 nm CMOS technology, the chip size is 0.92 . The PLL locking time is less than 3 . This chip drains 24 mW from a 1.2 V power supply.
I. INTRODUCTION
C MOS Terahertz (THz) systems are considered as emerging technology for advanced imaging and spectroscopy for sensing and detection applications, and have drawn tremendous research efforts recently [1] , [2] . As limited by the unity maximum available power gain frequency of transistor , CMOS THz signal generators rely on the harmonic generation of a sub-THz reference using phase combination or push-push techniques [3] , [4] . To implement a high speed phase-locked loop, multi-stage cascaded injection-locked frequency dividers (ILFD) [5] - [7] are commonly used in the feedback path to down covert the VCO output frequency for phase comparison. For the oscillation frequency close to hundreds of GHz range, the frequency tuning ranges of both VCO and ILFD become very limited, which are highly susceptible to parasitic effects associated with the buffer stage and interconnects. As the ILFD is prone to self-oscillation without properly injection locked, frequency misalignments in feedback chain are susceptible to PVT variations and may cause the loop fail to lock. To circumvent the critical issue, this paper proposes a novel frequency-translation PLL (FT-PLL) for over 100 GHz operations.
In the proposed FT-PLL, high speed prescalers are replaced by a harmonic mixer incorporating frequency tripler to down convert VCO frequency from sub-THz to around 1 GHz, which can be easily scaled down by digital divider. Besides, a received signal strength indicator (RSSI) is used for automatic frequency sweeping to overcome PVT variations and extend locking range. This paper is organized as follows. Section II describes the proposed FT-PLL architecture and operation principle. The system behavior is discussed in Section III. Section IV describes the detailed circuit schematic. Experimental results are shown in Section V, and Section VI concludes this paper.
II. ARCHITECTURE Fig. 1 depicts the proposed FT-PLL architecture. The sub-THz output frequency is generated from an on-chip LC oscillator. To down convert for phase comparison, an auxiliary frequency multiplier generates , whose output frequency is then tripled by an on chip frequency tripler to drive a 3rd harmonic mixer. Through harmonic mixing with , is translated to a much lower frequency band [8] , and then enlarged by a post amplifier to drive a digital frequency divider (1/M). When the loop is locked, we have
It can be seen that the frequency tripler incorporating with 3rd harmonic mixer performs the same function as a 1/9 prescaler, and can be adjusted by programming the divide ratio M or the frequency multiplication factor N. To alleviate bandwidth requirement of frequency tripler, is fixed in this design. It also facilitates the optimization of frequency tripler and harmonic mixer. Besides, the bandwidth of post amplifier is designed to cover the frequency tuning range of . It en- larges the signal swing of to logic level for a proper operation of digital divider.
Using a mixer for frequency down conversion, the alternative solution of is at . To avoid this ambiguity, the oscillator free running frequency is preset to its highest frequency at the onset of frequency switching, which is higher than to guarantee a single mode operation. The procedure for phase and frequency locking is described as follows. When the channel switching command is issued, the VCO is preset to its highest frequency controlled by a 3 bits resistor ladder DAC, and the PLL is opened loop by disabling the charge pump current. Meanwhile, the received signal strength indicator (RSSI) continues monitoring the power level at . Fig. 2 illustrates the frequency acquisition scheme incorporating RSSI. The harmonic mixer output is fed into a post voltage amplifier, and the RSSI is composed of a rectifier followed by an envelope detector and a comparator. The comparator output is stored in a digital controller to adjust the resistor ladder DAC. Once the DAC output is renewed, the envelope detector will be reset to track the new signal amplitude at . Meanwhile, the VCO frequency is adjusted by charging the loop filter capacitor through DAC. By the low-pass nature of the post voltage amplifier, for , a higher leads to a smaller received signal amplitude. According to RSSI, the digital controller then updates the DAC contents in a descending way to reduce , pulling in the frequency gradually to approach . As the falls into the bandwidth of post amplifier, its signal amplitude would become sufficiently larger to toggle the post frequency divider properly, as is illustrated in Fig. 2 . Moderated by the RSSI and level detector, this pull-in process will be finished when the signal amplitude at exceeds the threshold level to drive the succeeding frequency divider. In this design, the input sensitivity of the post divider is around 150 mV, thus the threshold voltage of comparator is set to 180 mV to tolerate 20% PVT variation. The 3 bits DAC provides voltage tuning range of 0.9 V and corresponding frequency tuning range of 3 GHz. As the DAC is updated at 4 MHz, the frequency sweeping time is less than 2 . After the pull-in process monitored by RSSI, the digital controller then resumes the close loop operation by enabling the charge pump current, and keeps phase tracking . The proposed frequency sweeping scheme brings into its target frequency automatically, alleviating bandwidth requirement of the feedback path of PLL without sacrificing its locking range. 
III. BEHAVIORAL MODEL
To investigate behavior and phase noise performance of the proposed FT-PLL, its linear model is illustrated in Fig. 3(a) . Here represents the gain of phase frequency detector (PFD) and charge pump (CP), denotes VCO gain, and respectively represent the transfer function of loop filter and post amplifier. The linear model of 3rd harmonic mixer and frequency tripler is illustrated in the dashed box, which provides phase offset of in the feedback path. The phase transfer function of to can be derived as (4) where . When the PLL is operating in phase tracking mode, falls within the post amplifier's 3 dB bandwidth, and the phase shift caused by is negligible . Thus the system transfer function can be simplified as (5) which is the same as that of a conventional PLL with frequency multiplication factor of . Fig. 3(b) illustrates the phase noise contribution from individual building blocks, where, , , and respectively represent the noise source from reference input, loop filter, VCO, and frequency divider in a typical charge-pump based PLL. Their impacts on the VCO phase noise can be respectively represented as (6) (7) (8) (9) Assuming that the frequency multiplier output is generated from an auxiliary PLL, its phase noise can be described as (10) where represents the reference phase noise transfer function (low pass filtering) of the auxiliary PLL, whose DC gain equals to (frequency multiplying factor), and denotes other noise sources coming from the auxiliary PLL. Defining the excess noise source in the frequency-translation PLL (FT-PLL) as , where
We have (12) Combing (6) and (12), it reveals that the reference phase noise transfer function can be described as (13) whose DC gain equals to . The 1st term corresponding to is noise shaped by the cascaded loop filter , which facilitates optimization compared to a single loop architecture [9] . Meanwhile, the other terms in are translated to VCO output as in-band noise without amplification. According to (7)- (9), the noise contribution from and in the main loop is reduced from to in contrast to a single loop PLL. Additionally, in-band noise from VCO is suppressed by increasing the loop gain (feedback factor increases by compared to single loop PLL). It provides some design margin to accommodate noise degradation caused by . To sum up, the FT-PLL output phase noise , can be expressed as (14) Provided that the reference noise floor is 150 dBc/Hz at 1 MHz offset, and , the loop bandwidth is chosen where the out-of-band noise and the loop noise contribute equally to the output jitter, the simulated in band phase noise is about 89 dBc/Hz.
IV. BUILDING BLOCKS
Design considerations of the individual building blocks are described as follows. 
A. Voltage Controlled Oscillator
As approaches devices' , the parasitic resistance introduced by the LC tank and its succeeding buffer stages becomes a critical issue to maintain stable oscillation. Meanwhile, the parasitic capacitance severely limits the oscillation frequency of VCO. To overcome the design challenges, a transformer-based VCO is adopted.
To demonstrate the advantage of capacitive degeneration through magnetic coupling, Fig. 4 (a) exemplifies a two-coil model for simplicity [10] . For a two-coil transformer with primary coil inductance of , secondary coil inductance of , mutual inductance of M, and coupling factor of , its equivalent T-model can be depicted as shown in Fig. 4(b) . When the secondary port is loaded with impedance , the equivalent impedance seen from the primary port and paralleled with , as shown in Fig. 4(c) , becomes (15) By choosing , the loading effect associated with the secondary port can be reduced accordingly. Fig. 5 illustrates the detail circuit schematic. The VCO core is composed of negative impedance converter and the primary coil of the transformer, while the varactors, buffer stage, and harmonic mixer are coupled to the resonator through an outer coil and inner coil respectively. As (16) it also degenerates the tuning sensitivity of the varactor to maintain a high frequency oscillation. Meanwhile, the transformer coupling also provides voltage gain between the primary and secondary ports, where
It provides the advantage to generate a higher voltage swing at the input of 3rd harmonic mixer. The detail layout of the triple-coil transformer and its parameters are also summarized in Fig. 5 .
The transformer is laid out as micro strip lines using top metal, providing inductance of about 27.5 pH and self-resonant frequency of about 372 GHz. The coupling coefficients from the primary coil to the secondary and the third coil are about 0.103 and 0.335 respectively. By impedance transformation, the parasitic capacitance and resistance seen at the resonator are about 13 fF and 243 as referred to the primary coil. For a varactor tuning range from 6.7 fF to 16.6 fF, the measured tuning range of the VCO is from 156.4 GHz to 159.2 GHz. Fig. 6 illustrates the circuit schematic of frequency tripler. The frequency tripler [11] is configured as a synchronous lock oscillator composing of , , and LC tank, whose output frequency is tuned at . The excitation signal provided by the auxiliary frequency multiplier is injected differentially at and to generate the third harmonic tone of , which is provided to synchronize the injection locked oscillator. Since both the and frequencies are fixed, it facilitates the optimization of the tripler design with maximum power gain by properly choosing the resonant frequency of the tank. As the locking range of the frequency tripler can be described as [12] (18) where and represent the center frequency and quality factor of the LC tank, represents the third harmonic drain current of and , and represents the DC current of the injection locked oscillator. The 3rd harmonic of the transconductance of and can be maximized to enhance the injection efficiency by properly choosing their conduction angle [13] . The strength of the third harmonic component under different conduction angle can be evaluated by normalizing its amplitude to that of the overall drain current , where
B. Frequency Tripler
As shown in Fig. 7 , the frequency tripler has the highest injection efficiency at the conduction angle of about 80 . Under this circumstance, and are biased at sub-threshold region, which may cause the oscillator fail to start oscillation due to limited DC current. To overcome this issue, a conduction angle of about 240 is chosen in this design for a higher injection efficiency while meeting the oscillation criterion. Fig. 8 illustrates the circuit schematic of 3rd harmonic mixer. It is composed of frequency doubler , a single transistor mixer , and a double-balanced Gilbert switches in cascode to reduce power consumption.
C. 3rd Harmonic Mixer
is injected differentially to the transistor and , and the VCO output is applied to as . Let (20) and (21) The drain current of can be expressed as [14] (22) where are the overdrive voltages of . By connecting the output currents of , , and , , the source voltage of and can be approximated as (23) where represents the effective impedance at the source node of and , and denotes the DC voltage. From (23), it can be seen that the odd order harmonics of are cancelled out at the source of and , while its even order harmonics remain. To maximize the second order harmonic tone of the frequency doubler, to are biased at subthreshold region to perform as ideal switches and boost the harmonic tones.
As the overdrive voltage of and are modulated by the second order harmonic of and , they perform as single transistor mixers through the nonlinearity of MOSFET I-V characteristic. Their output currents become (24) where (25) The other high frequency terms due to leakage and harmonic tones are low pass filtered at the input of Gilbert switches. Thus the drain currents of and are translated to and flow through the commutating stages driven by again. The resulting down converted signal is at , and the unwanted spurs at and are also filtered out by the RC low pass filter. If is modeled as ideal switches, the conversion gain of the third harmonic mixer can be derived as which leads to a higher nonlinearity of the single transistor mixer. With on chip VCO amplitude of about 100 mV and tripler output amplitude of about 250 mV, the simulated conversion gain of the third harmonic mixer is about 28 dB. Fig. 9 shows the post-amplifier architecture. It is composed of an offset cancellation input stage followed by five identical gain cells and an low pass filter for offset extraction. The offset cancellation stage and the gain cells are basically common source amplifiers, as are shown in Fig. 10(a) and Fig. 10(b) respectively. The post amplifier provides a DC gain of 60 dB, and 3 dB bandwidth of about 1 GHz
D. Post-Amplifier and RSSI
. If falls within the 3 dB bandwidth of the post amplifier, it would be enlarged to be higher than 324 mVpp to drive the divider for phase and frequency comparison.
The post amplifier output is connected to a full wave rectifier to perform as received signal strength indicator (RSSI). Fig. 11 shows the detailed circuit schematic. The output voltage is con- verted to current form by and , and rectified through current mirrors and . The RSSI manifests pseudo linear frequency dependent transfer characteristic, as is shown in Fig. 12 . It fully covers the tuning range of the VCO to assist frequency pull-in process.
At the onset of frequency lock-in process, the VCO is preset to its highest frequency, leading to a smaller output at the RSSI. The VCO frequency is then pulled down gradually by a resistorladder DAC, which is controlled by the RSSI. As RSSI exceeds the threshold level, the post amplifier output is large enough to make the succeeding dividers function properly. The PLL will resume its close loop operation for frequency locked and phase tracking. Fig. 13 shows the charge pump circuit. To alleviate reference spurs induced by current mismatch, wide swing cascode current mirrors are adopted to copy the up and down currents. Here and are replicas of and .
E. Charge Pump

V. EXPERIMEANTAL RESULTS
A 160 GHz frequency-translation PLL has been fabricated using TSMC 65 nm CMOS process, and is powered under a 1.2 V supply. The total power dissipation is about 24 mW and the chip size is about , excluding the frequency multiplier. The chip photo is shown in Fig. 14 . The chip performance is measured using probe station. The VCO output frequency is down converted by an external harmonic mixer (OML M05HWD) and measured by frequency spectrum analyzer (Agilent E4448A). With a reference frequency of 130 MHz, at 17.42 GHz , and , the measured output spectrum is shown in Fig. 15 . By taking the insertion loss ( 55 dB) of external mixer and cable into account, the output power of VCO is 19 dBm. The measured locking time using signal source analyzer (Agilent E5052A) is less than 3 by the proposed frequency acquisition scheme, as is shown in Fig. 16 .
Due to the limitation of in house instruments, the VCO phase noise performance is indirectly measured at the post amplifier output . Fig. 17 shows the measured phase noise performance. According to the previous discussions in Section III, the phase noise performance at amplifier output can be modeled as (29) By taking the noise contribution of into account, the VCO phase noise is expected to be better than 85 dBc/Hz at 1 MHz offset. Table I summaries the performance benchmark. It can be seen that the resonator based divider (ILFD/Miller) are facing severe design challenges as operating frequency beyond 100 GHz. Taking the estimated power of auxiliary PLL into account [15] , the proposed FT-PLL architecture still manifests superiority in low power consumption by circumventing 1/9 millimeter wave prescaler. Additionally, by RSSI assisted automatic frequency sweeping, it can achieve reliable operation without external tuning.
VI. CONCLUSION
This paper proposes a novel frequency-translation PLL for sub-THz systems. High frequency prescaler in the PLL is replaced by a 3rd harmonic mixer for frequency down conversion. In contrast to conventional PLL with cascaded ILFDs as prescaler, it is free of frequency misalignment problems with the aid of RSSI for automatic frequency sweeping. Finally, a 160 GHz fundamental mode PLL with agile locking speed is demonstrated using TSMC 65 nm CMOS process.
